Three-Stage Clos-Network Switch Architecture with Buffered Center Stage for Multi-Class Traffic

نویسندگان

  • Moo-Kyung Kang
  • Chong-Min Kyung
چکیده

Memory-space-memory (MSM) arrangement is a popular architecture to implement three-stage Clos-network switches with distributed arbitration. The scalability of this architecture, however, is limited by the round-trip communication delay between the first and the second stages. Moreover, virtual output queue (VOQ) does not completely remove the blocking in the buffered modules under multi-class traffic. In this paper, we propose a competition-free memory-memory-memory (CFM3) switch which is a three-stage Clos-network switch with buffered center stage. The CFM3 deploys buffered modules in all stages to simplify communication between stages. To reduce the blocking, each module is equipped with a set of buffers fully separated according to the destinations, classes of packets and the input ports of the module. Despite the buffered center stage, CFM3 is free from reordering problem due to simple control mechanism. Simulation result shows the delay of the proposed CFM3 switch closely approaches that of the ideal Output Queued switch under multi-class traffic when strict priority policy popularly used for class-based switch is deployed. CFM3 achieves 100% throughput under uniformly distributed four-class traffic with strict priority policy while traditional MSM switch records about 77% throughput.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Simulation of Output Queuing with the Middle Stage Buffered (OQMB) Clos Packet Switching Network

Clos network, a family of multistage networks, are attractive alternative for constructing scalable packet switches because of its distributed and modular design. The clos packet switching networks are the next step in scaling current crossbar switches to large number of ports. This paper presents the design and simulation of buffer lessbuffered-buffered Clos Packet switching network architectu...

متن کامل

Technical Report On Buffered Clos Switches

There is a widespread interest in switching architectures that can scale in capacity with increasing interface transmission rates and higher port counts. Furthermore, packet switches that provide Quality of Service (QoS), such as bandwidth and delay guarantees, to the served user traffic are also highly desired. This report addresses the issue of constructing a high-capacity QoS-capable, multi-...

متن کامل

Switch Expansion Architecture Using Local Switching Network

Absfrncf We propose a scheme for expanding switch modules to form a larger switch using the so-called focnl switching obtained by allowing bidirectional connection to the conventional three-stage Clos network switch. The performance of the proposed expansion architecture was compared to that of the conventional three-stage Clos network. We simulated 32x32 switching systems using two expansion a...

متن کامل

Packet scheduling scheme for a 3-stage Clos-network photonic switch

This paper presents a new packet scheduling scheme, called Frame-based Exhaustive Matching (FEM), to efficiently resolve the contention in a 3-stage Clos-network photonic switch. Using extended frames to aggregate cells from different incoming lines, the extended frame relaxes the stringent arbitration time constraint at the ultrafast port speed achievable in the photonic switch fabric. We also...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • Journal of Circuits, Systems, and Computers

دوره 15  شماره 

صفحات  -

تاریخ انتشار 2006